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ABSTRACT 
The electronic circuits used in a 10-bit analog-to- 
digital converter a r e  described; also discussed is the method 
used for analog-to-digital conversion by "sampling and 
quantizing," in which the digital counts of a data clock are  
measured in coincidence with a count gate of fixed width, 
with the input analog voltage controlling the frequency of the 
. data clock. The accuracy achieved with basically standard 
logic circuits as a major feature of the method is pointed 
out, as well as the advantages and unusual features of the 
sampling method. 
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T EN -BIT AN ALOG-TO -D I G ITAL C 0 NV ERT ER 
by 
Robert S. Lee* 
Goddard Space Flight Center 
I N T R O D U C T I O N  
A 10-bit analog-to-digital converter, accurate to within *1 bit of the least significant digit, has 
been made possible by a novel use of standard electronic circuits. The analog-to-digital conversion 
is done by "sampling and quantizing" (Reference l), in which the digital counts of a data clock are  
measured in coincidence with a count gate of fixed width, while the frequency of the data clock is 
controlled by the input analog voltage. The accuracy thus achieved with basically standard logic 
circuits was heretofore considered impossible. 
This A/D converter, installed in NASA Aerobee 4.145 (launched from White Sands Missile 
Range, New Mexico, on December 2, 1965) was successfully used to monitor the temperature of a 
temperature-sensitive optical birefringent filter with the temperature being controlled to *O.l"C 
(Reference 2). The accuracy of the analog data channels available on this type of rocket was insuf- 
ficient to permit transmission of this temperature data back to the ground station. 
BLOCK D I A G R A M  D E S C R I P T I O N  
Figure 1 shows a block diagram of the A/D converter. The word gate command triggers on the 
count gate one-shot for a period consistent with the RC time constant chosen. The pulses from the 
data clock are  allowed to flow through a two-transistor NAND gate to f i l l  the 10-stage binary counter 
in coincidence with the count gate one-shot. The NAND gate cuts off the count at the end of this 
count gate period, and the trailing edge of the count gate wave form is used to set  a set-reset flip- 
flop, which unclamps the unijunction transistor readout clock. NAND-AND logic is then used to 
read out sequentially the counts stored in the 10-stage flip-flop counter. 
When all stages of the 10-stage counter a re  read out, the set-reset flip-flop is reset to clamp 
the readout clock. At the same time, all the flip-flop counters a re  reset  to zero, and the converter 
is ready for the next word gate command. 
*Presently with Automeaic/Ratheon, Alexandria, Virginia. 
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Figure 1-The A/D converter block diagram. 
D A T A C L O C K  A N D  C O U N T G A T E  
The heart of this A/D converter is a unijunction transistor clock used in conjunction with a 
one-shot count gate. Temperature compensation in these two circuits is critical. The clock fre- 
quency can be changed only by the input analog voltage, while the width of the count gate must re- 
main stable throughout the designed temperature range. In these two circuits, metal film resistors 
and silver mica o r  mylar capacitors must be used in places where the RC time constant might be 
affected by value changes of the components because of ambient temperature change. Temperature 
compensation must be made with the two circuits treated as a unit. 
The schematic diagram (Figure 2) shows that both positive and negative temperature coefficient 
resistors were used in the data clock circuit to achieve the temperature stability necessary. The 
results of temperature compensations are shown in Table 1. 
A careful study of the schematic diagram (Figure 2) will reveal obvious limitations in this 
system. The data clock will not work with an analog signal less than the threshold of the unijunc- 
tion transistor. Unless a linear amplifier is added in front of the data clock, an analog signal of 
less than one volt would make the operation of the data clock uncertain. 
2 
+nv 
' I  ! 
I I  ;.-I I 
'T 
rtiz I --T-- I 
U Y P  R U D W 1  
CLOCK 
+ v  
1 3  
m 
I d & *  * * 
Figure 2-Schematic diagram of the analog-to-digital converter. 
w 
I 
I 
These limitations should not appreciably 
affect the adaptability of the A/D converter, 
since the expected signal is predictable in the 
majority of satellite and rocket experiments. 
An alternate application of the data clock 
and count gate to digitize the analog signal would 
be to use a fixed frequency clock and to control 
the width of the count gate by the analog signal. 
The calibration of the unit herein presented 
was such that approximately 3.0V input filled the 
counter (1023 counts), so that the least signifi- 
cant bit represented 3 mV. Final calibration of 
the flight temperature probe (temperature in "C 
versus digital count) is shown in Figure 3. 
NAND-ANDREADOUTGATES 
A NAND-AND logic shift register was used 
to read out sequentially the counts stored in the 
10-stage counter. This shift register saved six 
flip-flop stages, inasmuch as a conventional 
flip-flop shift register requires 10 flip-flop 
stages to read out 10 bits. 
As  can be seen from Figure 2, if  +5V is 
applied to the anode of one or  more of the four 
diodes in the first NAND gate, the P N P  tran- 
sistor is biased off. However, when all the 
anodes of the four diodes a re  clamped to ground 
(the 4-stage counter of the readout clock is in 
the state of A, B, e, and a, the 330k resistor 
will bias the P N P  transistor on. Whether read- 
out will occur then depends on the state of the 
f i r s t  flip-flop in the 10-stage counter. If there 
is a count, the first flip-flop is on (+5V), turn- 
ing the NPN transistor on, and readout occurs. 
The remaining nine NAND-AND gates are  
connected to the 4-stage readout clock, as shown 
in Table 2. 
Table 1 
Data Clock and Count Gate 
Temperature Compensation. 
Supply Voltage 
(v) 
+27 
+30 
+35 
+27 
+30 
+35 
+27 
+30 
+35 
Temperature 
("F) 
+74 
+ 74 
+ 74 
+30 
+30 
+30 
+120 
+120 
+120 
counts 
1005 
1005 
1005 
1004 
1005 
1005 
1006 
1006 
1006 
1030 - 
' 990- 
e 970 - 
950 - 
5 930 - 
8 910 - 
- 
!i 1010- 
s 
W 
VI 
3 
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Figure 3-Final calibration of the flight 
temperature pro be. 
Table 2 
Logic Truth Table for the NAND-AND 
I 
?lip-;lopl 
4 
Readout Gates. 
NAND Gate - 
2 
0 
1 
0 
0 
~ 
10 
0 
1 
0 
1 
Reset 
NAND 
1 
1 
0 
1 
4 
The counts stored in the 10-stage flip-flop are read out sequentially by the 10 NAND-AND 
gates, and the outputs of the NAND-AND gates are OR'd together to the telemetry input line. The 
11th pulse of the readout clock resets all the flip-flops to zero, at the same time resetting the set- 
reset flip-flop, and clamps the readout clock by clamping the emitter of the unijunction transistor 
to ground through the P N P  transistor. 
POWER REQUIREMENTS 
A s  is shown in the schematic diagram (Figure 2), the circuit requires +15V and +5V. The 
power supply requirements are +15V at 4.1 ma, +5V at 6.7 ma. 
The +15V must be highly regulated. The output voltage of this supply should change less than 
k0.50 percent under any combination of the following conditions: input voltage change from +25V 
to +35V, ambient temperature change from +30"F to +120"F, and load change. Any significant change 
in the +15V will change the frequency of the data clock and the width of the count gate. For the sake 
of good regulation and efficiency a pulse-rate-modulated regulator was used in the circuit described. 
A fair amount of voltage change (*lo percent) in the +5V supply would not affect the accuracy 
of the circuit; therefore, a simple zener-regulated supply was used. 
Total power consumption of this circuit is 212 mw (28V at 7.6 ma.). 
SPECIFICATIONS 
Mechanical 
(a) Size: 12.5 cubic inches. (The unit used was packaged in an L-shape box because of 
space limitation.) 
(b) Weight: 420 grams. 
(c) Circuit boards dipped in commercially available epoxy. 
(d) Vibration: 10 G, 5-2000 cps, sine and random on all three axes. 
Elect?-ical 
(a) Power supply voltage: 
(1) lt15V lt0.5 percent at 4.1 ma for all conditions of input voltage and temperature 
change. 
(2) *5V lt10 percent at 6.7 ma for all conditions stated above. 
(b) Temperature: +30"F to +120"F. 
5 
(c) Word gate command: +28V, rise time 1 micro-second. 
(d) Word rate: one per second. 
(e) Readout: 51k output impedance, least significant bit first. 
CONCLUSIONS 
The f ina l  version of this circuit - 2 s  many now features. The writer is not aware of any 
other A/D converter qualified for spaceflight use that is capable of more than 9-bit resolution. 
One of the methods most commonly used for A/D conversion is "successive approximation," 
in which an extremely stable reference voltage is necessary. For A/D converters using the suc- 
cessive approximation technique with resolution better than 8 bits, an oven is necessary for the 
reference voltage circuit, resulting in increased overall size, weight, and power consumption. 
Another advantage of the sampling method is the ease with which the range of the input analog 
voltage may be changed. A simple change in clock frequency and/or adjustment of the width of 
the count gate will accomplish this, whereas to change the range of the input analog voltage in cir- 
cuits using the successive approximation method would be a sizable task. 
To conserve power, complementary four-transistor flip-flops were used instead of standard 
two-transistor flip-flops. Should package size and weight have higher priority than power con- 
sumption, then micro-electronics chips can be used for all flip-flops, one shots, and NAND gates. 
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